• Home
  • Archives
  • About Me
  • About CV
  • Subscribe

Cool Verification

Breaking your products so your customers won't have to.
Thoughts on hardware verification, the EDA industry, and related topics.

Home Archives About Me About CV Subscribe

About JL Gray

JL Gray is a verification lead at AMD. His team is responsible for verifying the transport later of AMD’s Infinity Fabric high speed interconnect. From 2013-2017 JL was a Senior Architect at Cadence Design Systems. Before joining Cadence in 2013, JL was Vice President and General Manager, North America at Verilab, Inc. based in Austin, Texas.  JL has consulted extensively in verification planning, methodology development, and project execution with a wide range of clients doing ASIC development in the US and Europe. JL has presented workshops on verification methodology and planning around the world. He has also implemented verification environments using all of the major e and SystemVerilog libraries (eRM, VMM, OVM, and UVM).

In addition to his consulting activities, JL was a member of the Accellera Verification IP Technical Subcommittee (UVM) from 2009-2013. He is also a past member of the DVCon Steering Committee. JL also worked extensively on the application of social media to the EDA industry as a means of fostering collaboration in the wider engineering community.  JL is well known in EDA as the author of Cool Verification, a blog about hardware verification.

Prior to joining Verilab, JL was one of the first verification engineers at ServerEngines where he created a verification environment using SystemC. He also spent 5 years at Intel, where he developed verification environments and methodologies using Specman for 1G and 10G Ethernet controllers.  

JL has a BSEE from Purdue University in West Lafayette, Indiana. He can be reached at jl dot gray at coolverification dot com. 

If you are looking for information on JL's photography, check out Brilliant Hue Photography.

cc

  • Copyright ©2005-2020 JL Gray.
    All Rights Reserved.
My Photo

Archives

  • September 2013
  • June 2013
  • May 2013
  • February 2013
  • January 2013
  • December 2012
  • September 2012
  • August 2012
  • July 2012
  • June 2012

More...

Pages

  • About Cool Verification
  • About JL Gray
  • DVCon 2011 "Making Great Products Great" Panelist Bios

Recent Posts

  • The Next Chapter
  • WWED Pavilion Panel: The Road to Success
  • What's holding back ESL?
  • Questions about Formal Verification? Stop by the Oski Booth
  • Free tickets to DAC HOT Zone
  • Party with us at the HOT Zone at DAC and support a good cause!
  • DVCon 2013: The Road to 1M Design Starts
  • Conservative vs. Liberal Programming Practices
  • Want to Share Your Experience Adopting UVM?
  • Lou Covey Interviews Gary Smith on the $10,000 ASIC

Categories

  • Accellera
  • CDNLive! 2007
  • Conference Coverage
  • DAC 2007
  • DAC 2008
  • DAC 2009
  • DAC 2010
  • DAC 2011
  • DAC 2012
  • DAC 2013
  • DATE 2007
  • DATE 2008
  • Design
  • DVCon 2008
  • DVCon 2009
  • DVCon 2010
  • DVCon 2011
  • DVCon 2012
  • DVCon 2013
  • EDA
  • Food and Drink
  • Grid Computing
  • Hardware Verification
  • Personal
  • Software
  • Specman
  • SystemVerilog
  • Training
  • Travel
  • UVM
  • Vera
  • Web/Tech
  • Weblogs

 Subscribe in a reader

Enter your email address:

Delivered by FeedBurner

  • Cool Verification
Top