SystemVerilog 2012, DVCon 2010, and Travel

As a potential user of the UVM, would you like to be able to view active development branches within the live UVM repository, or should this information be hidden until official releases are made?

Comments