Just a quick note - the Universal Verification Methodology Early Adopter (UVM-EA) release is now available on the Accellera website. I'll post additional details on what the release includes later today.
Recent Posts
- DVCon 2012: The Resurgence of Chip Design
- UVM and the Death of SystemVerilog
- 48th DAC Day 1: Cloud Computing, Registers
- Project Planning Birds-of-a-Feather at 48th DAC?
- Cool Verification on Facebook, Twitter
- Free Panel, and Photos from DVCon 2011 Day 2
- California Academy of Sciences Photos
- DVCon 2011: What engineers don't know about making great products
- DVCon 2011 Starts with a Bang: UVM Tutorial
- Virtual Panel Discussion: System Level Verification on Thursday, November 18
Categories
- Accellera
- CDNLive! 2007
- Conference Coverage
- DAC 2007
- DAC 2008
- DAC 2009
- DAC 2010
- DAC 2011
- DATE 2007
- DATE 2008
- Design
- DVCon 2008
- DVCon 2009
- DVCon 2010
- DVCon 2011
- DVCon 2012
- EDA
- Food and Drink
- Grid Computing
- Hardware Verification
- Personal
- Software
- Specman
- SystemVerilog
- Training
- Travel
- UVM
- Vera
- Web/Tech
- Weblogs
cc
- Copyright ©2005-2009 JL Gray.All Rights Reserved.
« Video: UVM Register Package Survey Results | Main | UVM-EA Release Details »
May 17, 2010
Comments
Recent Comments
- Abhijit Mitra on UVM and the Death of SystemVerilog
- Martin d'Anjou on UVM and the Death of SystemVerilog
- ugg australia on UVM and the Death of SystemVerilog
- Richard Raimi on UVM and the Death of SystemVerilog
- JL Gray on UVM and the Death of SystemVerilog
- Richard Raimi on UVM and the Death of SystemVerilog
- JL Gray on UVM and the Death of SystemVerilog
- Jason Parsons on UVM and the Death of SystemVerilog
- Mike on UVM and the Death of SystemVerilog
- TMZ on UVM and the Death of SystemVerilog
