Two interesting announcements in the last few weeks. First, Mentor and Cadence both announced compatibility libraries to enable VMM testbench components to interoperate within an OVM environment. Then, today, Synopsys announced updates to the VMM, including the addition of multi-stream scenarios, transaction iterators, and a Performance Analyzer package to assist in the gathering of statistical functional coverage metrics.
Recent Posts
- DVCon 2012: The Resurgence of Chip Design
- UVM and the Death of SystemVerilog
- 48th DAC Day 1: Cloud Computing, Registers
- Project Planning Birds-of-a-Feather at 48th DAC?
- Cool Verification on Facebook, Twitter
- Free Panel, and Photos from DVCon 2011 Day 2
- California Academy of Sciences Photos
- DVCon 2011: What engineers don't know about making great products
- DVCon 2011 Starts with a Bang: UVM Tutorial
- Virtual Panel Discussion: System Level Verification on Thursday, November 18
Categories
- Accellera
- CDNLive! 2007
- Conference Coverage
- DAC 2007
- DAC 2008
- DAC 2009
- DAC 2010
- DAC 2011
- DATE 2007
- DATE 2008
- Design
- DVCon 2008
- DVCon 2009
- DVCon 2010
- DVCon 2011
- DVCon 2012
- EDA
- Food and Drink
- Grid Computing
- Hardware Verification
- Personal
- Software
- Specman
- SystemVerilog
- Training
- Travel
- UVM
- Vera
- Web/Tech
- Weblogs
cc
- Copyright ©2005-2009 JL Gray.All Rights Reserved.
« November 2008 | Main | January 2009 »
December 18, 2008
December 14, 2008
Verification Now 2008 – Taipei and Herzliya
Yes, I know, I’m a slacker… it’s been over a month since I got back from Herzliya and wrapped up my Verification Now 2008 World Tour and I still haven’t (until now) posted photos from Taipei and Herzliya. That’s not exactly true – the photos have been up on Flickr for a month or so now but I never had the time to write a post about them.
Continue reading "Verification Now 2008 – Taipei and Herzliya" »
Recent Comments